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Abstract—A new simple design methodology which makes LDR 
output nearly insensitive to jumps of the load current for long 
times is proposed. This methodology is tested for more than 104 
seconds. Our procedure leans on cross coupling of the time 
second derivative of the LDR power transistor gate and drain 
voltages along with their currents. This technique keeps low 
values of these currents in order of nano or hundreds of micro 
amperes for undershot or overshot cases, respectively. The 
introduced methodology has been applied to a standard CMOS of 
0.18μm technology for NMOS transistors and validated using 
MATLAB R2014a. 
 
Keywords—low drop-out regulator, cross coupling, jumps of 
the load current, undershot, overshot 
 
I. INTRODUCTION 
HE strategies of solving the transient load regulation 
problem for the LDR power transistor have different 
forms according to the approach of modeling of the transient 
current. In this regard, the actual transient terminal currents of 
MOS transistor must be described in terms of the normalized 
channel inversion charge density along the channel length. 
This is owing to the non-constantly of the channel current 
along that length during the transient conditions. Amongst the 
approaches of solving the transient load regulation problem, 
there is one that considers only the spatial average of the 
transient channel and gate currents. All designs presented in 
[1-8] are based on such an approach. The procedure of these 
literatures depends on enlarging the regulator circuit slew rate. 
On the other hand, there is another approach that concerns with 
evaluating the effect of the spatial propagation component of 
the transient channel and gate currents. However, the 
normalized channel charge density used in determining these 
currents are modeled via the quasi static procedure. In that 
strategy, the normalized inversion charge density is computed 
by the static model formula which is a function only of the 
position along the channel and its value in transient state at the 
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with the true mathematical description of the transient impact 
loading exerted on the LDR power transistor. 
Our proposed methodology is based on modeling the 
solution of the continuity equation using symmetrical 
telescopic modification of the cubic sp-line collocation method 
[10] for the power transistor of the LDR. This methodology 
matches with the mathematical description of transient mode 
continuity equation and so it is expected to be more accurate 
and general. The generality doesn't mean establishing the 
methodology on specific modes of operations or limited 
scenarios as the case of slew rate improvement based 
algorithms [1-8]. Consequently, our new methodology is 
established on EKV compact MOS model. In addition, EKV 
model is a charge based model which facilitates applying our 
proposed technique on the sp-line collocation method. This 
paper is organized as follows. Section II demonstrates the 
derivation of the transient terminal currents. An overview on 
the cubic sp-line collocation method is described in section III. 
Section IV studies the effect of the application of the 
symmetrical telescopic modification of the cubic sp-line 
collocation method on the LDR power transistor. The 
explanation of the new proposed methodology is realized via 
section V. Section VI is concerned with displaying our 
simulation results and section VII summarizes our concluded 
remarks. 
II. TRANSIET TERMINAL CURRENTS 
The transient channel current is determined by continuity 
equation which has a mathematical form given by [11]: 
 











             
                    (1) 
In the above formula,  I(x, t) denotes the electron current along 
x direction of the channel at time t, w is the channel width, and 
s(x, t) represents the surface inversion charge density. The 
channel current I(x, t) can be expressed as a function of the 
surface channel charge density s(x, t) as: 
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In Eq.(2), μ denotes the electron mobility, Nρ represents the 
charge slope factor, Cox symbolizes the oxide capacitance per 
unit area, and VT indicates the thermal electro-dynamic 
voltage. 
By substituting Eq.(2) into Eq.(1), the continuity partial 
differential equation in terms of s(x, t) can be formed. This 
continuity equation is general and can be fitted to any MOS 
device model. Owing to its charge based compact modality, 
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EKV model is selected here. This selection facilitates the 
determination of boundary and initial conditions of the 
continuity equation. As a result, the normalized charge density 
and the mobility reduction effect will be introduced in terms of 
EKV model [12]. Thus, the surface inversion charge density 
can be formulated as: 
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                              (3) 
with 
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In the above mathematical expressions, θ is a dimensionless 
factor which models the quantum non-idealities effects 
resulted from band gap widening and has an average value 
determined by Eq.(4), rs(x, t) denotes the normalized inversion 
charge density, μ0 symbolizes the low field mobility, and K1 & 
K2 are terminal voltage dependent parameters that model the 
effect of mobility reduction. The substitution of Eqs.(3-5) into 
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On the other hand, the boundary conditions are evaluated by 
the EKV model compact formula between the normalized 
channel charge density and the channel voltage. This is 














































In the above formulas, ν(0, t) represents the normalized 
overdrive voltage at the source, whilst ν(L, t) denotes the same 
thing at the drain, VG(t) is the gate voltage, VB(t) is the bulk 
voltage, Vth is the threshold voltage which is a dependent 
parameter on the terminal voltages, VS(t) is the source voltage, 
VD(t) is the drain voltage, rs(0, t) is the normalized inversion 
charge density at the source, and rs(L, t) denotes the same thing 
at the drain. Furthermore, the initial conditions can be obtained 
through the assignment of the channel current at any position x 
to the initial average current for the whole length of the 
channel L. By considering again the EKV model, the initial 










































































































   (9)     
The channel terminal currents can be established through the 
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In these expressions, IS(t) is the dynamic source current, 
ID(t) is the dynamic drain current, whilst Iavr(t) denotes the 









































































    (12)
 
Additionally, the gate current IG(t) is the oxide capacitance 















In the preceding relation, IoffG(t) denotes the offset gate 
current resulting from the probability of gate tunneling. 
According to EKV model, this current can be evaluated with 


































































































In this set of formulas, Ptun stands for the tunneling 
probability, XB is the oxide-channel voltage barrier, EB 
denotes the characteristic electric field, tox is the oxide 
thickness, ψp is the pinch-off surface potential, rfc symbolizes 
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the fixed normalized charge density, γb is the normalized body 
effect coefficient, KG is the gate tunneling current mobility 
multiplied by Cox, and νox is the normalized oxide voltage. 
Finally, the bulk current IB(t) can be obtained through the 
application of the charge conservation principle. The result of 
this application yields: 
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                        (17) 
III. OVERVIEW ON THE CUBIC SP-LINE   
COLLOCATION METHOD 
The sp-line collocation method is a piecewise approach to 
solve the continuity equation which is a function of the 
normalized channel charge density. It is one dimensional 
second order spatially and first order temporally partial 
differential equation that describes the transient state of the 
MOS transistor. The strategy of this technique is to divide the 
channel length into equal limited number of segments such that 
the continuity equation solution for each segment can be 
represented as a sum of products of distinct functions of time 
and position. These model parameters depend on the 
normalized channel charge density at the collocation points 
and channel bounds. This dependence, of model parameters, 
limits the required number of segments because shortening the 
segments makes the segment modelling more dependent on the 
normalized density at channel bounds as the segmentation 
method [13]. The modelled solution coincides with the real 
solution at the collocation points necessitating mathematical 
interpolation between these points to be achieved. This 
obligates the piecewise models to keep spatial continuity up to 
the second derivative and to take into account the physical 
conditions that nullify the spatial second derivative at the 
channel bounds in accordance with the continuity equation. As 
a result, the model parameters need a set of algebraic 
equations, the size of which is four times the number of 
segments, to be determined in terms of normalized densities at 
the collocation points and channel bounds. After that, a system 
of ordinary differential equations, of size equal to the number 
of collocation points, is required to be solved in order to 
determine the normalized charge densities at these points. To 
sense the transient event, the segment length is defined as the 
distance travelled by an electron, with a velocity resulted from 
the literal electric field caused by the drain-source voltage, in a 
time interval of duration of tenth [10] of that of the transient 
action. Because of the normalized channel charge density is 
graduated and of bounded values, it can be spatially modelled 
as a cubic polynomial to match the number of algebraic 
equations. The solution of the resulting equations determines 
the model parameters. This interpolation is called cubic sp-line 
collocation method. Due to the importance of this procedure, 
we are going to outline its basic background. The starting 
formula is associated with the number of segments N which is 
given by: 
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S, in the above formula, denotes the slope of the transient 
action, μ0 is the low field mobility, L is the channel length, and 
VDS is the drain-source voltage. The segment length must not 
be less than the depletion width xd that is defined as: 
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In this mathematical expression, φF denotes the Fermi 
potential, q is the electron charge, εsi represents the silicon 
permittivity, and Nb stands for the substrate doping. For N 
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Note that, rs(ξ,t) is the normalized inversion charge density 
as a function of normalized channel position, ξ, and time, t. 
Additionally, the continuity conditions for mth collocation 
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Moreover, the natural conditions at the channel bounds are 
determined with the aid of: 
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By solving the set of algebraic equations, Eqs.(21-23), the 
model parameters a0 to a2N-1 can be computed. The 
performance of this method is poor, as it is applied to a 
physical based MOS model such as EKV, since it ignores the 
realization of natural conditions for any of its sides across the 
channel length. This ignorance means that the spatial first 
partial derivative of the normalized channel charge density is 
graded along the channel. This reality alters the accuracy of the 
model much more than enlarging the degree of continuity of 
the segments models when dealing with a charge based 
compact model like EKV model. So, some supplementary 
improvements are still required in order to solve the previously 
illustrated problems which are associated with the cubic sp-
line collocation method. 
IV. SYMMETRICAL TELESCOPIC MODIFICATION ON THE 
CUBIC SP-LINE COLLOCATION METHOD 
To solve the problem of natural condition realization, it is 
easy to create a telescopic cubic sp-line collocation algorithm. 
Initially, this procedure estimates the number of segments 
using usual sp-line collocation algorithm and then applying 
cubic sp-line collocation on a sub-channel with a length 
starting from one of the segment and ends at one of the 
channel bounds. Of course, the collocation points nearer to the 
source will have sp-line collocation with respect to drain and 
vice versa. This will be taken into account in order to include 
more collocation points. So, half of the collocation points will 
be referred to the source and the other will be referred to the 
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drain and hence the telescopic modelling will be symmetrical. 
For an odd segmented channel, the segment includes the half 
point of the channel length will be split into two halves; each 
half will be modelled referring to the more far end. Our 
proposed modification to the cubic sp-line collocation method 
magnifies its sensitivity to the normalized position, ξ, which is 
very high for small channel lengths. In addition, the decreasing 
of the drain-source voltage will enlarge the effect of the 
boundary channel normalized charge density on the 
interpolation processes. The LDR power transistor is 
characterized by small channel length and low drain-source 
voltage. As a consequence, it is suggested that partitioning the 
LDR output transistor into just one segment will be sufficient 
enough to model its transient mode using our modified 
collocation method. Our novel algorithm of the 
usualcollocation method is validated on an NMOS power 
transistor that is characterized by the data given in Table I. 
 
TABLE I 
CHARACTERISTICS OF THE EXAMINED NMOS POWER TRANSISTOR 
Simulation Settings Value 
CMOS technology standard 0.18μm[14-15] 
Simulator MATLAB R2014a 
Solver pdepe 
Channel length 0.46μm 
Time duration of simulation t 5nsec 
drain voltage, VD 0.1V 
 Number of spatial axis exact 
 solution points 
Equally spaced 61 points 
from source to drain  
 Number of temporal axis 
 exact solution points 
Equally spaced 1001 
points from start to the end 
of the simulation time 
Number of collocation points 0 
Source voltage, VS  0V 





1010tV      for    t≤0.1nsec 
0  V               Otherwise                                
Undershot  
case 
1-1010tV for      t≤0.1nsec 
1 V                Otherwise                                
 
 
The power transistor channel length is nearly ten times the 
depletion width in order to ensure appropriate shortening that 
length to realize small area transistor without suffering from 
the short channel effects. Fig.(1) illustrates the exact and the 
modelled solution in the form of time sweep at values of ξ = 
{55/60, 56/60, 58/60,59/60}. These values of ξ are chosen to be 
very near to the drain to demonstrate the validity of our 
motivated model for the worst case. The normalized charge 
density close to the drain deteriorates so fast that most of the 
interpolative models can't track the exact solution. The original 
normalized charge density obtained from the actual solution of 
the continuity equation is denoted by rs while the  modelled 
one is symbolized by rsc. Fig.(2) illustrates the same thing as 
Fig.(1) but for the situation of downward ramping. Both of 
these figures demonstrate the evidence of coincidence between 
the identified solution and the true one. 
 
Fig. 1. rs(t) and  at ξ = {55/60, 56/60, 58/60, 59/60} for NMOS, L = 
0.46μm, N = 1, VSD = 0.1volt, the input is upward ramp with S = 10Gvolt/sec 
and VPP = 1volt. 
 
Fig. 2.  rs(t) and 𝑟𝑠𝑐(𝑡) at ξ = {55..59/60} for NMOS, L = 0.46μm, N = 1, VSD 
= 0.1volt, the input is downward ramp with S = -10Gvolt/sec and VPP = 
1volt.. 
V. THE PROPOSED METHODOLOGY 
Our methodology concentrates basically on dealing with the 
idea of designing the LDRs under impact of transient loading 
from the power transistor point of view. The power transistor 
is supposed to be free of body effect. This is done by 
connecting the transistor source to its body in order to avoid 
the complication of the transient currents computations. Our 
procedure considers only the load transient regulation of the 
NMOS power transistor of negative LDR. As a result, the only 
controlling parameters of the power transistor in the transient 
mode are the gate and drain voltages as well as current. The 
transient currents are functions of transient terminal voltages 
as depicted from our proposed transient model mentioned later. 
This transient procedure is used with the coincidence of EKV 
model and applied to the LDR power transistor through the 
following set of equations given that the source voltage is 
unchanged. 
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In the above mathematical formulas, the different 
parameters are defined as: 
 
Гg is the depletion factor in the poly-silicon gate. 
Nb is the doping concentration of the substrate. 
ρfc is the Fixed charge density. 
Nbch is the channel doping concentration of the substrate. 
Vfb is the flat-band voltage. 
ξc is the normalized characteristic depth. 
 
The controlling parameters of the studied power transistor 
and/or their temporal derivatives can form a system of two 
differential equations. The resulting equations can be 
complicated as we desire, on the cost of hardness of hardware 
realization. In addition, the parameters included in the 
equations are so hard to be optimized. Generally, the goal of 
the system of equations is the stabilization of the LDR output 
which is the drain voltage of the power transistor. Under the 
impact of loading, the nominal output value must be rapidly 
restored keeping low power consumption and allowable 
voltage ranges. There are some notes that can facilitate the 
evaluation of the higher degrees of the temporal derivatives of 
terminal currents. The first one of them is that the temporal 
derivative of the normalized inversion charge density can be 
formed in terms of charge density and terminal voltages as 
Eq.(31) demonstrates. This will allow us to use the built in 
inverse of Eq.(7 or 8) in the simulator or any proposed inverse 
function directly. The second notation is that the threshold 
voltage is a nested function of the EKV model parameters. 
Because of this, the determination of the temporal derivative 
can be easily achieved through the use of chain rule. The 
details of this problem is outlined in our APPENDIX. For the 
sake of simplicity, we will suppose a simple second order 
system depending on cross-coupling control between the gate 
and drain voltages as well as currents and the input of which is 
the load current. This system is described by the following set 
of equations: 
                 
LDR III   −    =  
                                                 (39) 
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Where IL denotes the load current, a1 & a2 are the 
parameters of the proposed system of equations. 
 
The parameters of these mathematical formulas are 
optimized to attain the aimed goals of our methodology. This 
cross coupled system is the simplest that can be proposed as 
the terminal voltage can't be controlled by its own current in 
the transient mode. We have chosen a second order system, as 
the least order, to include the probability of oscillation for 
some parameters and to realize bounding of some parameters 
in the allowed limits. 
VI. MODEL ASSESSMENT SIMULATION RESULTS 
In this section, we are going to simulate our proposed model 
to see its validity for practical applications. Our simulation 
results are given for the system parameter values that are 
indicated in Table II. It is of importance to notice that the 
switched parameters a1 and VG(0) change their state 
according to the load current transition case. This switching 
action matches with the load current transition mechanism 
which is actually based on the switching of the loads. These 
loads represent the power managed circuits of the LDR. 
Taking into account this action, an abruptly changing of the 
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load current signifies switching events. As a consequence of 
this, it is logical to assume switching mechanisms for some 
parameters or initial conditions. In this regard, the loadcurrent 
transition can be determined as: 
 
TABLE II 
SYSTEM PARAMETER VALUES 
Simulation Settings  Value 
Power transistor NMOS 







S 2x1011 A/sec  
Time duration of all 
 simulations t 
104sec 
rs(0/L,t) calculation in terms  
of terminal  voltages 
using MATLAB 2014a 
 defined inverse  
function "lambertw".  
Solver ode23tb 












In case of 
 undershoot. 
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−    −    −    =  
                              (42) 
 
In the preceding formula, ILf denotes the final value of the 
load current transition, ILi represents the initial value of the 
load current transition, and S  is the transition scaling factor. 
The behaviour of the load transition is supposed to be 
represented as an exponential sweep starting from its initial 
value till its final value with sweeping width equal to the range 
of the load current. This exponential representation of the load 
transient is chosen to facilitate the differentiation of the load 
currents without trapping into temporal jumps of derivatives. 
The channel length of the LDR power transistor is selected in 
order of ten times the depletion width to be able to derive large 
amount of load currents keeping avoidance of the short 
channel effects [12]. Fig.(3) depicts the dynamic gate voltage 
in the case of load current overshot. The displayed results of 
this plot shows its oscillation within a small range of mV. The 
deviation of the output voltage from the initial value in this 
transition situation is illustrated in Fig.(4). Regarding to this 
graph, it is noted that there is an instability increasing case. 
However, having a look on the amount of temporal deviation, 
it is found that its value is in order of μV during a time of 
about 104 sec. This allows the small signal noise suppression 
techniques to easily restore the nominal value of the output 
voltage. Fig.(5) displays the gate current for overshot state of 
the load current transition. The gate current oscillatory varies 
in very low range in order of parts of nA. The difference 
between the drain and load currents in case of upward jump is 
traced in Fig.(6). It is turned out to note that there is a quasi 
impulse at the initial time point and then instantaneously 
starting to oscillate in the ranges of hundreds of μA. Fig.(7) 
demonstrates the difference between these two currents 
excluding the initial impulse during that load jumping. This 
plot represents a zooming of Fig(6) by excluding its jump 
event to allow the observation of the way in which the current 
varies. On the other hand, the deviation of the output voltage 
from initial value in the case of undershot is displayed in 
Fig.(8). This scene shows the same results that are plotted in 
Fig(4) with the exception that the output voltage is 
decreasingly varying. Fig.(9) exhibits the dynamic gate voltage 
in downward transition of the load current. A big insight into 
the  behaviour  of this plot, it is noted that the gate voltage 
degenerates by a range of about -0.2 volts during the specified 
simulation time. The very slow variation rate illustrated by this 
graph allows the small signal stabilization procedure to adjust 
the gate voltage. The gate current in the state of down jumping 
is demonstrated in Fig.(10). This current has initial jumps and 
then it stabilizes, in quasi no time, at a value characterized by 
very small ranges of tenths of nA. This will allow the gate 
current to restore its nominal zero average value. Fig.(11) 
manifests the difference between the drain and load currents in 
the state of downward transition. It is evident that there is a 
jump at the initial time point and then an instantaneous 
decaying to the values in the order of nA. The demonstration 
that is expressed in Fig.(7) for the upward transition is 
introduced for the opposite situation in Fig.(12). This figure 
allows the notation of the temporal variation of the current that 
is demonstrated in Fig(11). That current is very important as it 
will feed the regulator circuit and it can be taken as a very 
basic indicator for the regulator power consumption. In spite of 
rather high difference between the load and drain currents in 
the case of overshot, it is still less than 0.1% of the load current 
and this is an allowable range for restoring LDR steady state 
conditions. All of the introduced results illustrate that our 
proposed methodology introduces an LDR of a quasi 
insensitive response to load current transitions along with 
keeping low power consumption. This is achieved using a 
systematic transient approach with the ability of model 
parameters tolerating. 
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Fig. 3.  Dynamic gate voltage in case of overshot 
 
Fig. 4.  Deviation of the output voltage from initial value in case of overshot  
 
Fig. 5.  Gate current in case of overshot 
 
Fig. 6.  Deviation of the drain current and load current in case of overshot 
 
Fig. 7.  Difference of the drain current and load current excluding the initial 
jump in the case of overshot 
 
Fig. 8.  Deviation of the output voltage from initial value in the case of 
undershot 
 
Fig. 9.  Dynamic gate voltage in undershot case  
 
Fig. 10.  Gate current in undershot situation 
 
Fig. 11.  Difference between the drain and load currents in case of undershot 
 
Fig. 12.  Difference between the drain and load currents excluding the initial 
jump in undrshot case 
VII. CONCLUSIONS 
In this paper, we proposed a new methodology that 
motivates the transient regulation of LDR's depending on the 
real transient model of MOS device. To our knowledge, this is 
the first time that the problem of the load transient impacts is 
treated independently upon the other stability settings for the 
LDR. In contrast of the situation of the previously published 
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works [1-9], the impact loading is no more considered as a 
supplementary item in the design flow of the LDRs. Proving 
this methodology creates a frame of realizing circuits to treat 
this problem taking into account that the complete actual 
model of the MOS transient terminal currents are represented 
by the continuity equation. The cross-coupling control between 
gate and drain voltages as well as currents achieves the 
regulation function with low power consumption. This is 
accomplished under constrain of switched biasing that is 
controlled by switching loads to provide the convenient initial 
conditions. Our results demonstrates that the symmetrical 
telescopic modification of the cubic sp-line collocation 
procedure is much more efficient and simple model than the 
previously introduced procedures for the transient response of 
the LDR power transistor. Additionally, charge based model, 
such as EKV model, gives the ability of nested functions for 
the parameters of the model equations which gives us the 
ability of developing the methodology. Moreover, under the 
existence of the small signal noise suppression techniques, the 
instability of the output voltage, with very slow variation, can 
be remedied by these techniques. As a final conclusion, it is 
evident that realizing extremely slow instability is sufficient 
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